Abstract-We present in this letter an InGaAs/InAlAs/InP highelectron-mobility transistor (InP HEMT) with record noise temperature at very low dc power dissipation. By minimizing parasitic contact and sheet resistances and the gate current, a 130-nm-gatelength InP HEMT was optimized for cryogenic low-noise operation. When integrated in a 4-to 8-GHz three-stage hybrid low-noise amplifier operating at 10 K, a noise temperature of 1.2 K ± 1.3 K at 5.2 GHz was measured. The gain of the amplifier across the entire band was 44 dB, consuming only 4.2 mW of dc power. The extracted minimum noise temperature of the InP HEMT was 1 K at 6 GHz.
I. INTRODUCTION
T HE BEST microwave noise performance is achieved with cryogenic low-noise amplifiers (LNAs) based on InGaAs/InAlAs/InP high-electron-mobility transistors (InP HEMTs). However, reported progress in reducing noise has been slow the last decade. In [1] , an average noise temperature of 1.8 K was reported for a 4-to 8-GHz LNA at 10 K. Such a low ambient temperature acts to strongly reduce the influence from noise sources in the InP HEMT, particularly channel noise and parasitic resistances. Normally, cryogenic LNAs are designed with InP HEMTs intended for roomtemperature operation. However, excellent noise performance at room temperature does not necessarily imply good noise performance at cryogenic temperature [2] . It would therefore be highly advantageous to tailor an InP HEMT technology for cryogenic operation.
In this letter, we present InP HEMTs designed for cryogenic ultralow-noise operation. The InP HEMTs have been integrated in a 4-to 8-GHz three-stage hybrid LNA operating at 10 K. The LNA demonstrated noise temperature and gain of 1.2 K and 44 dB, respectively, at an extremely low dc power dissipation of 4.2 mW. The average noise temperature was 1.6 K. The extracted minimum noise temperature T min of the InP HEMT 12 cm −2 , respectively. The source-drain distance was 1.2 μm. A 300-nm-wide gate recess was achieved with a succinic-acid-based solution. The gate length was 130 nm. PECVD passivation was performed at 270
• C, resulting in a total Si 3 N 4 thickness of 60 nm. A STEM image of the gate region, with marked epitaxial layers, is shown in Fig. 1 . Compared to that in [3] , the gate recess is relatively flat and wide.
Access resistances are key parameters in the optimization of low-noise HEMTs [2] . Very low sheet resistances R sh of 20 Ω/sq at 4 K and 60 Ω/sq at 300 K were obtained. Also, the very low ohmic contact resistance R c , which was optimized using an annealed Au:Ge:Ni metal stack, only slightly increased from 0.03 Ω/mm at room temperature to 0.04 Ω/mm at 4 K. The resulting source and drain resistances R s and R d were 0.13 and 0.14 Ω/mm at 4 K and 0.24 and 0.26 Ω/mm at 300 K, respectively. T-shaped gates enabled gate resistances of 130 Ω/mm at 4 K and 320 Ω/mm at 300 K.
0741-3106/$31.00 © 2012 IEEE III. ELECTRICAL CHARACTERIZATION DC and RF characterization was performed at 4 K and 300 K in a cryogenic probe station. Typical drain currents I d for (2 × 10)-μm-gate-width devices are shown in Fig. 2 . At 4 K, a kink is seen in the I-V characteristics at high I d . Such behavior has been observed previously [4] when operating InP HEMTs at elevated drain currents under cryogenic conditions. Since the optimal bias of low-noise operation for the HEMT is for low I d < 50 mA/mm, the kink phenomenon is far from the bias region of interest in this study. Maximum I d 's at V ds = 1 V of 1 A/mm at 4 K and 0.8 A/mm at 300 K were achieved.
A strong indicator for low-noise performance in the InP HEMT is the response of dc transconductance g m versus I d [2] . This dependence is plotted in Fig. 3 which shows a very steep increase at low I d . A g m of more than 1 S/mm is observed for I d of only 50 mA/mm at 4 K. Another way of highlighting the low-noise dependence of the InP HEMT is to plot √ I ds /g m versus I d [2] . As seen in Fig. 4 , the curves at 4 K exhibit a clear minimum which corresponds to the bias point I d of 15 mA/mm. At this bias, the lowest noise temperature is obtained for the InP HEMT. The minimum in Fig. 4 is relatively insensitive to V ds pointing to low power dissipation of the HEMT under low-noise operation.
At optimum low-noise bias, the InP HEMT exhibited very low gate current densities of 20 nA/mm at 4 K and 200 nA/mm at 300 K. The high breakdown voltage (OFF state defined as the gate-to-drain voltage at I d = 1 mA/mm in common source), measured to 6.5 V, in combination with the very low gate current, shows that the HEMTs operate far from impact ionization.
Since the InP HEMTs display extremely low noise under cryogenic conditions, direct noise parameter measurements are very difficult and unreliable. Therefore, an indirect method using an LNA was applied [1] . InP HEMTs of 4 × 50 μm were integrated in a 4-to 8-GHz three-stage hybrid LNA. The LNA was unconditionally stable at both 4 K and 300 K. The noise temperature for the LNA was measured at 10 K using a cold attenuator setup with a maximum uncertainty of less than 1.3 K [5] . Repeatability of the measurement was better than 0.1 K.
The LNA noise temperature and gain as functions of frequency at 10 K for different bias points are shown in Fig. 5 . At the optimum low-noise bias (V DD = 0.45 V, I DD = 9.3 mA), the lowest noise temperature T e,min of 1.2 K was measured at 5.2 GHz. Across the 4-to 8-GHz band, the average noise temperature T e,avg was 1.6 K at the same bias point. Moreover, the average gain of the amplifier was 44 dB, with input and output return losses better than 15 dB, in the entire band. The total power consumption of the LNA at this bias was only 4.2 mW. When the LNA was biased for an ultralow power consumption of 0.33 mW (V DD = 0.1 V, I DD = 3.3 mA), the noise temperature and gain still exhibited numbers of 2.5 K-4.3 K and 27-34 dB, respectively. At room temperature, the measured LNA noise temperature was typically 25 K-30 K with a gain of 44 dB at a power consumption of 56 mW (V DD = 1.25 V, I DD = 45 mA). We present in Table I our results compared to previously published state-of-the-art (4 × 50)-μm InP HEMT LNAs operating at ambient temperature of 10 K-15 K. The 4-to 8-GHz LNA using the InP HEMTs in this study exhibits significantly lower T e,min and T e,avg than previously published results. Moreover, the gain per milliwatt dissipated power is almost a factor of two higher than that in [6] .
The uncertainty in the noise measurement is in the same range as the measured noise. To further validate the comparison, 100-nm-gate-length InP HEMTs with a size of 4 × 50 μm used in [1] were benchmarked against the InP HEMTs in this study using the same 4-to 8-GHz LNA and identical measurement procedure. The average noise temperature was, in this case, 2.2 K with an average gain of 39 dB at optimum low-noise bias (V DD = 0.6 V, I DD = 10 mA). Hence, 0.6 K ± 0.1 K better noise performance is obtained for the LNA based on the InP HEMTs in this study compared to the InP HEMTs used in [1] .
To extract the noise parameters of the InP HEMT, an equivalent small-signal circuit of the transistor was made using measured S-parameters. By applying temperatures to all resistive elements in the transistor model [7] , the noise temperature of the LNA could be simulated. By comparing these simulations with noise measurements in Fig. 5 , an equivalent drain resistor temperature T d = 450 K of the device was extracted. All other resistors were set to ambient temperature. The gate current was modeled with a shot noise current source using the measured dc gate current. From this model, all InP HEMT noise parameters were calculated. The extracted T min at 10 K, shown in Fig. 6 , was 1 K at 6 GHz.
The outstanding low-noise performance of the InP HEMT is believed to be a result of the optimized gate recess resulting in both low gate current and high transconductance at low drain current. In Fig. 6 , the importance of low gate current is emphasized by showing two modeled InP HEMTs either with zero gate current or with a representative gate current of 0.5 μA/mm. 
